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INTRODUCTION
In recent years many methodologies have been
proposed for co-designing Field Programmable Gate
Array (FPGA) and software systems. In these systems
the FPGA is used to accelerate highly parallelisable
and time critical parts of the system, while an instruc-
tion set processor (ISP) is used for the sequential parts.
Existing systems require a specific programming
style of the software developer. This makes it virtually
impossible to use legacy software. Some systems re-
quire a message-passing interface between threads, and
allow threads to migrate between software and FPGA
[7]. Other systems give access to the hardware using a
specific hardware driver and communication libraries
[6]. Yet other systems provide a special compiler
to enable hardware acceleration [11]. We propose a
system where the original Java source code and even
the compiled Java bytecode are left unmodified, and
the Java Virtual Machine (JVM) is used for handling
the communication with the FPGA. [4], [3]
SYSTEM DESCRIPTION
In this research we take advantage of a JVM
[2] for intercepting method calls. We leave the Java
bytecode unmodified, and merely inform the JVM of
which methods can be accelerated. Whenever one of
these methods is called, the JVM intercepts the call
and decides if it should be executed in hardware or
software. For methods delegated to the FPGA, the
primitive parameters are passed by value and the object
parameters (such as arrays) are passed by reference, as
the Java specification prescribes. These references can
be used to fetch data from the main memory through
Direct Memory Access (DMA) or they can be passed
as arguments to other methods.
We regard the FPGA as a full partner of the instruc-
tion set processor. It can access main memory and call
the JVM to execute methods and constructors on be-
half of the FPGA. It can even perform synchronization
operations on objects (lock and unlock).
In the future we would like to allow the JVM to
reconfigure the FPGA, based on the current needs of
the application. Programs with a phased behavior will
benefit from this, since they can use the full FPGA
for executing a certain algorithm in one phase, and a
different algorithm in a second phase of their execution
[10].
We will also introduce non-homogeneous memories.
Different memory chips can be mounted on different
circuit boards in a system, interconnected by some fab-
ric. Some memories will have a better interconnection
with the ISP, others will be more easily accessible by
the FPGA. We will investigate where the data should
be stored that is used both by the ISP and the FPGA.
This decision is far from trivial in systems where
data is produced by one routine on the ISP, and later
read and modified by both the FPGA and ISP. We
would like to minimize the communication cost, while
preserving a transparent view on the memories.
APPLICATION AND MEASUREMENT DATA
As a first demo application, we have accelerated a
Java application for comparing protein sequences. We
use a Java implementation of the Smith-Waterman-
Gotoh [5], [9] algorithm, based on [8]. We calculated
the cost function for the alignment of one fixed protein
sequence with each sequence in a database of 1000.
This operation took 49.35s on an AMD Athlon MP
2600+ machine for a Java implementation on the
JikesRVM 2.3.5 (a JVM formerly known as Jalapeño
[1]). When we accelerate the application on the same
machine with an Altera PCI Development Board with a
Stratix 1s25 FPGA, we can execute the same operation
in 1.24s, which is a performance gain of almost a
factor 40.
We have shown that a standard, bidirectional and
fully transparent interface between Java and reconfig-
urable hardware is feasible without the need to modify
the Java bytecode, and that large performance gains
can be achieved. We will continue to work on memory
management and the communication protocol between
Java and the hardware.
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